PA-FOC

QUERY CONTROL FORM			RTIS USE ONLY	
Application No. 09927276	Prepared by	_ 7	Tracking Number	1893417
Examiner-GAU RYAN - 1745	Date	4-23-04	Week Date	1-19-04
	No. of queries			

JACKET				
a. Serial No.	f. Foreign Priority	k. Print Claim(s)	p. PTO-1449	
b. Applicant(s)	g. Disclaimer	I. Print Fig.	q. PTOL-85b	
c. Continuing Data	h. Microfiche Appendix	m. Searched Column	r. Abstract	
d. PCT	i. Title	n. PTO-270/328	s. Sheets/Figs	
e. Domestic Priority	j. Claims Allowed	o. PTO-892	t. Other	

SPECIFICATION	MESSAGE
a. Page Missing	
b. Text Continuity	The description and Figures for Figures 6 and 11 do not agree.
c. Holes through Data	not ascee.
d. Other Missing Text	
e. Illegible Text	Dercribed - Figures 6A - 6E, Drawing 6A - 6C
f. Duplicate Text	Dercribed - Figures 6A - 6E, Drawings 6A - 6C Dercribed - Figures 11A - 18E, Drawings 11A-11C
G. Brief Description	
h. Sequence Listing	
i. Appendix	
j. Amendments	
k. Other	
CLAIMS	
a. Claim(s) Missing	
b. Improper Dependency	Pleare very
c. Duplicate Numbers	That You
d. Incorrect Numbering	initials 7/
e. Index Disagrees	RESPONSE Typos corrected.
f. Punctuation	
g. Amendments	
h. Bracketing	
i. Missing Text	
j. Duplicate Text	
k. Other	
	initials DS7

FIGS. 5a through 5c one method of fabricating thermoelement couples onto an IC device substrate.

4-27-04

Q. Q. 10

FIGS. 6a through 6 another method of fabricating the present invention.

FIGS. 7a through 7c illustrates a method of manufacture involving wafer bonding of a heat dissipating structure to a IC device.

FIG. 8 illustrates another embodiment of the present invention utilizing wafer bonding.

FIGS. 9a through 9d illustrate an electrical series of dissimilar thermoelements integrated with (or attachable to) an IC device substrate whereby either power is applied to or generated by the structures.

FIGS. 10a through 10c illustrate a closed circuit thermoelectric couple as one embodiment of the present invention.

FIGS. 11a through 11¢ illustrate a single semiconducting thermoelement with multiple cascaded stages.

FIG. 12 illustrates a CSP electronic component package for housing the silicon substrate in the present invention.

FIG. 13 illustrates a FCMCM electronic component package for housing the silicon substrate in the present invention.

FIG. 14 illustrates a wire-bonded TBGA electronic component package for housing the silicon substrate in the present invention.

FIG. 15 illustrates a FCBGA electronic component package for housing the silicon substrate in the present invention.

35 Best Mode for Carrying Out the Invention

Described below are several embodiments of the present invention which illustrate various ways the present invention can be implemented. In the descriptions that

30